List of accesskeysskip navigation

Close Login

DSI Members Login

Lorem ipsum dolor sit amet, consectetur adipisicing elit, sed do

Skip Navigation LinksHome > Key R&D Areas > Non-Volatile Memories (NVM) > Projects in Non-Volatile Memories(NVM)


Mission and Research Focus

The STT-MRAM program focuses on developing high performance STT-MRAM devices with low power consumption, high speed and long endurance.

Program Structure

The STT-MRAM program consists of three teams: material and structure design, process development and testing. The material and structure design team focuses on new STT-MRAM cell stack design to achieve low current density, large signal to noise ratio and high writing/reading speed. The process development team works to deliver sub-50nm STT-MRAM devices with high yield and uniformity. The back end process development with complementary metal–oxide–semiconductor (CMOS) technology is another important mission for process development team. The testing team uses an advance testing setup to evaluate STT-MRAM parameters and working performance and provides feedback to the design team. The three teams have different focuses but work closely to support each other in order to develop successful STT-MRAM technology.

Fig. 1 STT-MRAM Program Structure

Recent Achievement

The following figure shows a stack structure of a recent developed magnetic tunnel junction (MTJ), which is the core part of an STT-MRAM device. The achieved TMR based on such stack structure is more than 240% with RA as low as 18Oµm2, which is among the best results.

Fig. 2 STT-MRAM MTJ stack structure

Capability and Future Plan

Currently, sub-100nm STT-MRAM device can be fully fabricated in a completed 4-inch line in DSI. Besides, fabrication capabilities for 8-inch will be completed by end-2011, and some of these tools will be 12-inch capable. Future STT-MRAM stack will be developed in 23-target Singulus sputtering system, which is also 12-inch compatible.

Key R&D Areas
Research Overview
Data Center Technologies (DCT)
Projects in Data Center Technologies (DCT)
Non-Volatile Memories (NVM)
Projects in Non-Volatile Memories(NVM)
Coding and Signal Processing
NVM Storage Controller
NVM Tester
Drive Systems and Technologies
Projects in Drive Systems and Technologies
Signal Processing and Coding
Granular Media and Energy Assisted Recording
Patterned Magnetic Recording Media
Head Disk Interface (HDI) and Materials
Spindle Motor and VCM Measurement System for Ultrahigh TPI Recording
HDD Mechanics and Simulation Platform
Advanced Servo Control
Hybrid Recording
Advanced Concepts & Nanotechnology
Research Highlights
Projects in Advanced Concepts and Nanotechnology
Fibre Devices and Optical Systems
Nanotechnology Integration
Quantum Sensors
R&D Capabilities
Getting Started
SnFPC Guidelines
Process Capabilities
Materials Science Lab
Materials Science Lab
Electron Beam Analytical Laboratory
Surface Analytical Laboratory
Chemical Analytical Laboratory
Industry Collaborations
Modes of Collaboration
Success Stories
Contact Us
TEL : +65 6874-6600
FAX : +65 6776-6527
Location Information


How to come to DSI

By Car Enter by NUS Entrance A, turn right at the first car park entrance and go all the way up. Free parking is available only at Kent Vale.
By SBS Transit Bus number 96 from Clementi Bus Interchange
Bus number 95 from Buona Vista Terminal
Bus number 33 from Bedok Bus Interchange
Bus number 151 from Hougang South Interchange
By SMRT Bus number 188 from Choa Chu Kang Interchange
  • Get Updated on DSI

    I would like to receive alerts for the following:

Get Updates
Copyright © Data Storage Institute